Module Wishlist

From NetFPGAWiki

Jump to: navigation, search

Here is a list of modules we would like to have to extend the functionality of the reference router/switch

  • Controlled traffic generator
    • So we can generate and compare traffic at Gigabit speeds.
    • Proposer: Justin Pettit
    • Implemented by: Glen Gibb
  • TCP traffic generation
    • Consists of a Client and Server (reflector) to generate TCP and be able to replay a captured trace.
    • Proposer: Yashar Ganjali
  • Valiant load balancing (VLB)
    • Spread a flow to a number of outgoing interfaces uniformly or according to given ratios.
    • Proposer: Rui Zhang-Shen
  • Buffer sizing system
    • Monitor the sizes of the buffers precisely
    • Proposer: Jad Naous
    • Implemented by: Jad Naous
  • Detailed monitoring system
    • Produces a slew of output that can be used to graphically reconstruct what is happening in the switch/router (something similar to CLACK)
    • Proposer: Jad Naous
  • MAC-in-MAC encapsulation/decapsulation to allow VNS to run over real hardware
    • Packets will effectively have two (or more) ethernet headers to allow a fake network to run over a real network
    • Proposer: Clay Collier
  • Link-layer encryption/decryption
    • Proposer: Jad Naous
  • Leaky buffer constraints
    • To provide QoS guarantees
    • Proposer: Jad Naous
  • RCP
    • Improved transport protocol
    • Proposer: Glen Gibb
    • Implemented by: Sara Bolouki
  • Packet filtering
    • Detect malicious behavior
    • Proposer: Jad Naous
  • TCP offloading
    • To relieve the CPU when the device is acting as a NIC
    • Proposer: Jad Naous
  • Dynamic circuit switching
    • Implement a switch/router which use dynamic circuit switching instead of statistical packet switching
    • Proposer: Jad Naous
  • Improved arbiters
    • That give load balancing/fair queueing, ...
    • Proposer: Jad Naous
  • DRAM packet queues
    • So we can use the SRAM for something else
    • Proposer: Jad Naous
  • Ring topology management
    • When the NetFPGA's are connected in a ring topology using the SATA connectors, how is data moved around?
    • Proposer: Jad Naous
  • Xen Virtualization
    • Eliminate the need for software to demultiplex packets
    • Proposer: Jad Naous
  • Custom MAC
    • Write our own MAC (or use the OpenCores one) to do away with the need to use the Xilinx MAC. Hopefully enable 10/100 operation while at it...
    • Proposer: Glen
Personal tools